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Περίληψη
         Όσο οι βελτιώσεις στην επεξεργαστική ισχύ συνεχίζουν να υπερτερούν των
βελτιώσεων    ,      στις επιδόσεις της μνήμης σε συνδιασμό με την αμέλεια των
         ,    προγραμματιστών για τις ιδιότητες της μνήμης και την ιεραρχία της εργαλεία για την
        κατανόηση της συμπεριφοράς προσπέλασης μνήμης είναι αναπόφευκτα ζωτικής σημασίας
         για τη βελτιστοποίηση της εκτέλεσης εφαρμογών που χειρίζονται μεγάλο όγκο
.    ,       δεδομένων Τα πρότυπα προσπέλασης μνήμης πρότυπα σύμφωνα με τα οπόια ένα
        ,    σύστημα ή ένα πρόγραμμα διαβάζει και γράφει στη μνήμη διαφέρουν στο επίπεδο
       .   τοπικότητας αναφοράς και επηρρεάζουν δραστικά τις επιδόσεις του Η αναγνώριση των
            προτύπων πρόσβασης και η χρήση αυτής της γνώσης για την οργάνωση των λειτουργειών
             και την επιλογή κατάλληλων δομών δεδομένων ώστε να γίνει ο κώδικας πιο φιλικός προς
  cache     την μνήμη μπορεί να οδηγήσει  σε     σημαντική επιτάχυνση της εκτέλεσης του
.προγράμματος
           Ο σκοπός αυτής της διπλωματικής είναι ο σχεδιασμός και η υλοποίηση ενός
          εργαλείου ανάλυσης της συμπεριφοράς των εφαρμογών στη μνήμη και οπτικοποίησης των
   προτύπων προσπέλασής τους  σε αυτή.       Το προτεινόμενο εργαλείο προσφέρει μια νέα
     ,   οπτικοποίηση της συμπεριφοράς της προσπέλασης μνήμης επικεντρώνοντας στην
    ,     .   κατανομή των προσπελάσεων ανά συνάρτηση νήμα και δομή δεδομένων Αυτού του
          είδους η οπτικοποίηση επιτρέπει στον προγραμματιστή να κατάλαβει με ευκολία γιατί
         παρουσιάζονται προβλήματα με τις επιδόσεις και προσφέρει βοήθεια στην αναμόρφωση
    . των δεδομένων και του κώδικα
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Abstract
As  improvements  in  processing  power  continue  to  outpace  improvements  in  memory
performance,  combined  with  the  developers'  disregard  for  memory  properties  and
hierarchy, tools to understand memory access behavior are inevitably vital for optimizing
the execution of data-intensive applications. Memory access patterns, the patterns with
which a system or a program reads and writes to memory, differ in the level of locality of
reference and drastically affect performance. Identifying access patterns and using this
knowledge to organize I/O operations and choose appropriate data structures so as to
make the code cache-friendly can provide a significant speedup to the execution of the
program.
The purpose of  this  thesis  is  to  design and implement  a  tool  for  analyzing  the
memory  behavior  of  applications  and  visualizing  their  access  patterns.  The  tool  we
introduce provides a new visualization of the memory access behavior, focusing on the
distribution of accesses by function, thread and structure. Such visualization allows the
developer to easily understand why performance issues occur and provides assistance in
refactoring data and code.
Keywords: Memory trace, Memory access pattern, Profiling, Visualization, Data locality.
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1
Introduction
1.1 Problem Description
Memory is  a  major  performance bottleneck in  embedded and high-performance
computing systems. The decreasing cost of memory and storage and the increasing size
of it has led to a large growth in the volume of data handled by applications. This rapid
growth  in  main  memory  has  practically  phased  out  disk  I/O  even  in  data-intesive
applications [1],  leading to memory performance taking the main focus in optimization.
Nowadays, any kind of data processing, collection, analysis and even service virtualization
are all contenders for memory utilization.
For the past 20 years there has been a disproportionate increase in performance
between processors and memory [2] (fig. 1),a trend that does not appear to be changing in
the near future [3][4].The processor speed increase has greatly surpassed latency gains to
main  memory.  While  bandwidth  to  main-memory  has  increased  substantially  by  using
wider and multi-channel buses, the latency did not enjoy a similarly dramatic reduction.
This is something that concerned researchers and system architects for over 20 years and
is also known as the Memory Wall [5].
Figure. 1 Performance increase gap between processor and memory.
9
In order to hide this latency, processors use a complex, hierarchical multi-layered sub-
system  for  accessing  memory.  The  pattern  of  these  accesses  drastically  affects
performance [6], has implications for the exploitation of parallelism [7] and distribution of
workload in shared memory systems [8] as well as for security [9][10]. Given the impact
memory access patterns have on the performance of a system or program it becomes
clear that understanding, analysis and improvement of these patterns is imperative. 
The focus of this thesis will be the design and implementation of a tool that offers
software developers and researchers the ability to visualize and understand these patterns
in order to optimize memory performance.
1.2  Thesis Structure
This  thesis  is  structured in  three parts.  The first  part  includes Chapter  2  which
discusses background information about the memory in a system. Specifically, in section
2.1 , we analyze the memory hierarchy , in section 2.2 we describe data locality and finally
in section 2.3 we examine memory access pattern and its effects in a system or program.
The second part includes Chapter 3 and Chapter 4. In Chapter 3 we provide details
about the different stages of the tool's execution and the design and implementation of
each of them. In Chapter 4 we validate the tool and demonstrate its functionality using with
various source codes.
The last part includes Chapter 5 and Chapter 6. Chapter 5 presents related work
focusing  on  tools  for  memory  profiling  and  analysis  of  access  patterns.  Finally,  we
summarize and conclude this thesis in Chapter 6, and propose some additions to the tool
and potential directions for future research.
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2
Background
2.1 Memory Hierarchy
Programmers  and  system  designers,  over  the  years,  want  an  ever  increasing
amount  of  memory  with  low  latency  but  the  additional  size  and  speed  come  costly.
Multilevel caching provides the illusion of large, fast and cheap memory.
The performance of the memory hierarchy is a prime optimization goal in computer
architectural design. Moreover, software performance prediction and optimization is based
on the analysis of the interaction of the code with the memory. Figure 2 depicts a typical
memory organization (layers, technology used and associated tradeoffs).
Figure. 2 Memory hierarchy. Figure from Randal E. Bryant and David R. O'Hallaron. 2010. 
Computer Systems: A Programmer's Perspective (2nd ed.).Addison-Wesley Publishing Company, , USA.
When  designing  for  high  performance  it  is  necessary  to  take  into  account  the
restrictions  of  the  memory  hierarchy  such  as  the  size  and  capabilities  of  each  layer.
Programmers that have a deep understanding on the interaction of their code with the
memory system can write the code in a way that optimally exploits the memory hierarchy
[12].
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2.2 Locality of reference
During execution of a program it is a common occurrence that the same memory
cells are accessed repeatedly or that memory cells near a previously accessed cell are the
next to be accessed. This phenomenon is called locality of references and is the main
reason why caches are effective [13].
Increase in  locality  will  improve the efficiency of  the cache.  The basic  types of
reference locality are temporal and spatial. Temporal locality refers to the reuse of specific
data within a relatively small time window. The most common example of temporal locality
in a program are loops which fetch the same instructions and sometimes data multiple
times. Spatial  locality refers to the use of data elements within relatively close storage
locations. A good example of this type of locality are arrays of data which are accessed
sequentially. Both of these types of locality of references are obvious in figure 3.
Figure. 3 Example of good locality. Figure from Optimizing for instruction caches part 1, Amir Kleen,
Livadariu Mircea, Itay Peled, Erez Steinberg, Moshe Anschel, Freescale 2007.
On the other hand in figure 4 we can see an example of bad locality. A wide range of
addresses are being accessed not in any particular order and there is also temporal reuse
after a large number of cycles, both facts consistent with inefficient cache behavior.
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Figure. 4 Example of bad locality. Figure from Optimizing for instruction caches part 1, Amir Kleen, Livadariu
Mircea, Itay Peled, Erez Steinberg, Moshe Anschel, Freescale 2007.
To go  one  step  further,  a  lot  of  research  has  been  done  in  improving  cache
efficiency even more. Notable solutions are increasing cache line size, while making sure
that the extra space in the cache line is not wasted as well as predicting future accesses
and loading data before they are needed by using a hardware prefetcher [14][15][16].
The  extend  and  type  of  locality  is  an  application-specific  characteristic.  Strong
locality of reference is a good indicator of eligibility for performance optimization.
2.3  Memory access pattern
Today, due to the advancements in  circuit  design and emerging technologies in
lithography the main performance bottleneck are memory operations and especially  to
secondary memory, also called the “Von Neumann bottleneck” [17]. Computer memory is
usually described as 'random access', but traversal by software will still exhibit patterns
that can be exploited for efficiency. While various software show similarities in structure
and functionality their memory access pattern can be very different. Practically, the number
of memory access patterns is unlimited [18]. There are a few memory access patterns
though that tend to appear frequently. The most notable ones are:
• Sequential 
The simplest access pattern, where data in consecutive memory positions are read
or written in sequence.
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Figure. 5 Sequential memory access
• Random
Random memory access patterns are harmful to cache and memory performance.
In this context , randomness is not defined so much as completely arbitrary addressing but
accesses in general that are not sequential, and not to the same data or close to data that
has been recently used, and not obeying a predictable pattern which be identified and
exploited by the hardware prefetcher [19]. 
Figure. 6 Random memory access.
• Strided
Strided access pattern with stride K means accessing every Kth memory element.
Stride equal to 1 is equivalent to sequential access. 
Figure. 7 Strided memory access.
• Scatter
A scatter memory access pattern combines sequential reads with indexed/random
addressing  for  writes  [20].  Compared  to  gather,  it  may  place  less  load  on  a  cache
hierarchy since a processing element may dispatch writes in a 'fire and forget' manner
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(bypassing cache altogether). However it may be harder to parallelise since there is no
guarantee the writes are not indepedendent.
Figure. 8 Scatter memory access.
• Gather
In  gather  access  pattern,  reads  are  randomly  addressed or  indexed,  whilst  the
writes are sequential [20]. Compared to scatter, the disadvantage is that caching is now
essential for efficient reads of small elements, however its is easier to parallelise since the
writes are guaranteed to not overlap.
Figure. 9 Gather memory access.
Combinations of these patterns exist as well.
As  we  mentioned  earlier,  in  order  to  achieve  high  performance  one  needs  to
consider the interaction of software with the memory hierarchy [21].  A step in that direction
are cache-oblivious algorithms, an idea that has been around since 1996 [22][23].This type
of algorithms is designed to take advantage of a CPU cache without having the size of the
cache (or  the length of  the cache line)  as  an explicit  parameter,  thus performing well
15
,without modification, on a memory hierarchy with different levels of cache having different
sizes. The disadvantages of these algorithms is that they are complex and limiting to the
problem-solving approaches.
When designing data structures and algorithms cache hierarchy, data locality and
access patterns are important parameters for memory performance optimization. While the
cache  hierarchy  may  be  known  beforehand,  the  access  pattern  changes,  at  varying
degrees, even with subtle changes to the program. Even though we can try to predict the
access patterns [24][25][26], the preferred choice is to analyze the current memory access
patterns and then apply the proper optimizations.
With that in mind, our goal is to create a tool that will capture all memory accesses
during the execution of a program and visualize them in a meaningful way so as to be able
to  draw  conclusions  on  the  memory  access  pattern  of  the  program  and  potential
optimization opportunities.
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3
Implementation
In this chapter  we first  present  a basic  overview of the whole system and then
discuss each part of the tool in more detail. Figure 10 provides a schematic representation
of the system.
Figure. 10 System  overview.
The functionality of the tool we introduce can be divided into four parts:
• Acquisition of the memory trace of the program to be analysed
• Filtering of the acquired data and storage into appropriate data structures
• Processing of the data
• Visualization of the results
3.1  Memory trace
As  we  mentioned  before,  memory  performance  has  taken  the  center  stage  in
optimization. This has led to a rise in the development of tools for profiling and analyzing
applications.  A common method followed by these tools  is  to  observe the code of  an
application  during  its  execution  and  collect  information  about  its  inner  workings,  like
number of  branches,  function calls,  CPU cycles etc.  Specifically  for  memory behavior,
there are three methods to do that,  first  by inserting code at  compile  time capable of
collecting the required information, called static instrumentation, second by inserting code
after the compilation that examines the instructions and collects the required data, called
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dynamic instrumentation and last by simulating the memory hierarchy. The tool that we are
going to use for acquiring the memory traces is called Gleipnir [27] and is a plug-in built for
the popular binary instrumentation tool Valgrind [28]. 
There  are  plenty  of  instrumentation  frameworks  capable  of  capturing  memory
accesses. Some of the reasons why we chose Valgrind are:
• It is open-source and easily-customizable.
• It has been ported to a variety of platforms like AMD64,x86 and ARM.
• It is compatible with GCC.
• It widely used by the HPC community.
• Most importantly, it is the framework that Gleipnir is based upon.
After doing research we came to the conclusion that Gleipnir was a good choice for our
tool because of its ability to associate dynamically allocated blocks of memory with data
structures in the source code of the program as well as attributing the accesses to the
specific variables,functions or threads that caused the access[27]. 
Gleipnir  uses  the  dynamic  instrumentation  method  ,  which  although  adds  a
significant  runtime  overhead,making  execution  tens  or  hundreds  of  times  slower,  it
provides more details and more flexibility than the alternatives. It operates on instruction
events coming from Valgrind's internal debug parser. The debug parser and the debug
information of the instructions are used to relate the various accesses to the memory
objects causing them.The dynamic blocks of memory are intercepted and recorded using
wrappers for the malloc() library. Figures 11 and 12 display an example source code and
trace file produced by Gleipnir.
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Figure. 11 Example source code.  Figure. 12 Gleipnir trace file example
Figure from Gleipnir: a memory profiling and tracing tool, Tomislav Janjusic and Krishna Kavi, SIGARCH
Comput. Archit. News 41, 4 (December 2013) 
Each entry of the trace file created from Gleipnir includes the following information:
Operation  Address  Memory_Size  Thread_Id  Scope  Function Variable_Info  Element
• Operation: L (load) / S (store) / M (modify) / I (instruction) / X (keyword)  depending
on the type of access. Keyword accesses are special lines inserted in the trace file
by Gleipnir to describe certain events during tracing.
• Address: Memory address (in the simulated address space of Valgrind).
• Memory_size: Size of memory accessed.
• Thread_Id: Id of the thread that caused the access.
• Scope: G (global) / S (stack) / H (heap) depending on the location of the element.
• Function: Name of the function call that caused the access.
• Variable_Info: G (global) / L (local) and V (variable) / S(structure) depending on the
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element. In the case of structure the accessed member is displayed as well.
In  the current  example,  Gleipnir  is  configured to  display  information pertaining only  to
loading and storing of a variable. It has the ability , though, to intercept the accesses for
instructions as well. According to its creators, Gleipnir offers much more functionality [27]
which is, however, not immediately relevant to our purpose.
Gleipnir is ,however, associated to a number of drawbacks. Perhaps its biggest one
is that due to the way it works, if we want to capture all the memory access of a single
function call, first Gleipnir would intercept and trace all the accesses in the entire code and
then ignore the unneeded information. Therefore, the trace files produced even from the
simplest of codes are disproportionately large and execution is sometimes 30-100 times
slower than the original source code [27]. Some typical algorithms and the trace files they
produce are shown in Table 1.
Benchmark L/S Instructions Trace file size
basic math 651,272,648 16GB
AES 192,740,716 5.6GB
Dijkstra 166,177,792 4.5GB
FFT 130,850,859 3.2GB
Qsort 111,689,557 2.8GB
Table. 1 Algorithms and trace file sizes for the MiBench benchmark suite.
Also, up until its latest release, accesses of every thread are reported independently. In the
case of interleaved execution of threads the sequence of accesses in the trace file does
not correspond to the true sequence of accesses.
On the positive side, Gleipnir  is actively maintained by dedicated developers so
improvements,fixes and new functionality are yet to come. Being a plug-in tool for a such a
widely used and modular framework as Valgrind is in itself a great quality as it can be
combined with other tools for more advanced purposes.
3.2  Data filtering and organization
As stated earlier, Gleipnir produces large trace files. Since we don't have unlimited
memory we need to devise a way to reduce the file size of the trace file,filter the trace data
and organize them in suitable structures in order to use them further along the execution of
our tool. 
The first problem to tackle is the size of the trace file. In order to reduce its size we
will substitute it with a lookup table and an access list both stored on binary files. We are
going  to  parse  the  trace  file  line  by  line  and  for  every  unique  memory  access  we
encounter, after we check the lookup table for duplicates ,we store the memory access as
a new record on a dynamically allocated lookup table. For every valid memory access in
the trace file, excluding keyword accesses of type X, we are going to add a record  to the
access list. This simple change in the storage format ,as we will observer in Chapter 4,
reduces the storage requirements of the trace file by 65-85% depending on the program.
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The data, extracted from the trace file, for every valid memory access will be stored
in record instances. The unique record instances will be added to the Lookup table. For
every access, a pair of operation type and Lookup table index will be added to the Access
List. The detailed flowchart of the data filtering and organization along with the details on
the used structure types are shown in figure 13.
Figure. 13 Data filtering and organization flowchart.
3.3 Data processing
At this point we have filtered out the unwanted data and organized the rest into
useful structures. We are now ready to process these structures in order to get meaningful
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information  about  the  program's  access  pattern.  Based  on  the  analysis  we  want  to
perform, we will focus on the following metrics to provide us with a detailed insight of the
characteristics of the memory access pattern of the program:
• Reuse distance
Data reuse is an intrinsic property of each program and as such it s not directly 
connected to machine architecture or memory parameters. This property allows for 
a clearer picture of the program's locality and identification of the most frequently 
used as well as the most sparsely accessed data [30]. 
Two common techniques for calculating the reuse distance of data are exact reuse-
distance measurement and statistical prediction of locality in all executions based 
on the analysis of a few executions. We decided to go with the exact reuse-distance
measurement method to get the most accurate depiction of the program's use of 
data. For each data access, the reuse distance is the number of distinct data 
elements accessed between the current and previous accesses to the same 
element. Using the Access list and Lookup table arrays we can find the order of the 
memory access and calculate the reuse distance for every data element.
Identifying the data reuse frequency can help organize the program's code and data
structures in a more cache friendly manner, lessening the burden imposed by 
wasteful memory accesses and ultimately improving performance [31]. The average
reuse distance is another useful statistic as it gives us a picture of the program's 
locality.
• Variable usage
Depending on the program in question, the usage of variables and structures may 
vary greatly. Image processing tends to reuse data a lot more than sorting arrays or 
manipulating files for example. Detailed information about the variables / structures 
accessed and the size of memory modified , in experienced eyes , can often reveal 
much insight on the functionality of the program.
Storing the memory size of each access in the Lookup table and all the access 
pairs in the Access list array provides us ,at any point during execution, with 
information regarding the use of the various variables / structures as well as the 
number of times they were accessed. 
Having these statistics enables us to better organize memory operations so as to 
not stall execution. It is also possible to find specific data structures that 
accommodate the needs of the program better.
• Cache usage statistics
The aforementioned metrics are not tied to cache properties. Even so, it is still 
important to have a picture of the program's behavior, regarding the cache, in order 
to structure the code and organize the memory accesses in a way that it takes 
advantage of the memory hierarchy to improve the performance.
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Another Valgrind tool, Cachegrind, is used for that purpose. Cachegrind provides us
with all necessary information regarding the cache behavior of the program in 
question, such as number of references and hit and miss ratios.
Maximizing cache hits while minimizing misses,especially on the last level of the 
cache, is the desired behavior of the program's memory operations so as to achieve
optimal memory performance.
• Memory activity
It is common , during program execution , to load / store data when they are needed
/ ready to be written. While this method seems logical it often hurts performance by 
stalling program execution for memory operations.
Using the order of memory accesses and the access pairs, stored in the Access list 
array, we are able to create a  “timeline” of the accesses and display it on the 
activity graph. This visualization of the accesses can help us identify sporadic 
memory accesses that might harm performance.
Bursting, grouping up memory operations ,depending on the program, can 
help eliminate idle processor time waiting for operands from memory and even 
safeguard against data dependency issues especially when parallelizing code. It is 
therefore important to know the relative timing of the memory accesses during 
execution and their type so as to organize them better.
3.4  Visualization of results
So  far  we  have  captured  all  memory  accesses  in  a  trace  file,  filtered  out  all
unnecessary data, processed them and organized them in useful structures. In this final
stage of the implementation we visualize the results of the previous processing stages in a
way that is meaningful and informative to the user and capable of leading him to useful
conclusions.  .  
After  researching  the  most  common  chart  types  capable  of  conveying  the
information  we  want  to  visualize  ,  we  decided  to  use  a  scatter  plot  to  display  reuse
distances, a typical line plot for the average reuse distance and another scatter plot for the
reuse  distances  standard  deviation.  The choice  was  based  on  the  simplicity  of  these
charts, being able to display information about the range of the reuse distances in the
program as well as showing the trend that they follow with each added memory access.
Bar  graphs,  another  common and  straightforward  chart  type,  were  chosen  depict  the
number of accesses for individual variables / structures as well as the number of bytes
accessed respectively. Finally, for the most important information we want to visualize,
access patterns, we chose the event plot seeing as it is a very intuitive way to identify data
locality , both spatial and temporal.
For the creation of the plots mentioned earlier we will use Matplotlib, a Python 2D
plotting  library  that  is  used by  thousands of  scientists  worldwide,  is  easy to  use and
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available across platforms [32]. 
3.5  User interface
While the initial  design was for the tool to use a command-line interface (CLI) ,
simple and lightweight, it is obvious that the most important information the tool provides is
portrayed with the use of graphs. In that regard , a new GUI was created in order  to allow
the  user  to  handle  the  results  easier  whether  they  are  in  text  or  image  format.
One of the most common graphical user interfaces (GUI) libraries and the de-facto
standard for Python is Tkinter, an interface to the Tk GUI toolkit [33]. Given its wide use, it
is included in the Python installation so no extra setup is required. It is intuitive to use,
allows for multiple windows and widgets and also makes importing and handling graphs
really easy.
Having decided on the tool to be used it was now time to design the tool's interface.
The main focus of the design is for the interface to be simple and easy to use; after all
“Simplicity  is  the ultimate sophistication”  (Leonardo Da Vinci).  An overview of  the final
graphical user interface can be seen in figure 14.
Figure. 14 Graphical user interface.
The GUI is separated in 3 main areas: the Menu bar, the Log window and the
Button area. The Menu bar is a typical menu found in every program and contains the File
and Help sub-menus providing functionalities such as opening a .C source file , retaining
the output files from a previous analysis, using the files from a previous analysis, clearing
the log window, saving the contents of the log window in a text file, exiting the program and
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information about the tool and its license respectively.
The Log window is a scrollable frame where the results of each function of the tool
are presented in full detail. During execution even the most simple programs can have
thousands or millions of memory accesses. The amount of these accesses is not easily
understood through a graph, plus the lowest values tend to disappear on the same graphs
with disproportionately larger values. For example it is not easy to visualize small reuse
distances (e.g 1-50) when you have reuse distances as big as 100.000 (sparsely accessed
variables / structures). These details are accurately listed in the Log window. 
The  Button area consists  of  4  self-explanatorily  titled  buttons,  Reuse distance,
Variable  Metrics,  Memory  Activity  Graph  and  Additional  Information.  The  buttons  are
inactive  when  the  tool  is  opened  and  become  active  after  the  program  analysis  is
complete. The buttons code , upon activation, opens a new window, creates the required
plots and displays them inside the window. The Memory Activity window offers a dropdown
list  where  the  user  can  select  any  individual  variable  /  structure  to  see  the  memory
accesses related to it, select consecutive values of the list to add them to the plot or select
the value “All” to see the full plot of all the memory accesses of the program execution.
A clear graph button is also provided for resetting the graph. Finally, the last button is
Additional information. This button does not open a new window like the previous ones. It
prints details about the tool's execution like execution time, created files sizes, trace file
size reduction and cache statistics about the program in the log window.
A toolbar  offering  graph  manipulation  options  is  also  embedded  in  each  graph
window. This toolbar allows the user to zoom in and pan the graphs, an extremely helpful
functionality seeing how the graphs tend to be really dense, change the size of the graphs,
return the graphs to their original forms and store the graphs as images.
While plain looking, the user interface is intuitive and easy to use. It manages to
display all  the necessary information in order to identify the program's memory access
patterns  and  examine  its  locality,  locate  memory  hotspots  regarding  variables  /  data
structures  and  sparsely  accessed  data,  collect  profiling  information  regarding  the
program's execution time and lastly provide detailed cache statistics.
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4
Evaluation
In  this  chapter  we  demonstrate  the  functionality  of  the  tool  and  validate  the
produced outputs from using various source codes as input.
4.1 Matrix multiplication
The first source code used is matrix multiplication of two 10x10 matrices. Due to its few
lines of code and small  matrix size, the results are not too complicated and provide a
simple example of how the tool works. In figure 15 we can see the visualization of the
results regarding the reuse distance of data in our program.
Figure. 15 Matrix multiplication reuse distance analysis graph.
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In the top graph we plot the reuse distances of the program's data and the number of times
for  each one of  them.  The bottom two graphs show how the  average reuse distance
changes with each memory access and the standard deviation of individual reuse distance
values. As we can see, reuse distance in this code is relatively small,  something to be
expected considering the small size of the matrices. The average reuse distance also has
a predictable trend. Data accessed sequentially, leading to similar reuse distance between
them, have a stabilizing effect on the average. This can be seen on the almost straight and
parallel to the horizontal axis segments of the plot that correspond to the 10 values read
sequentially  from  the  second  matrix.  The  standard  deviation  graph  confirms  our
observations as well. Reuse distance values deviate from the average when data from a
new row (from the first matrix) are accessed and are close to the average for the rest of
the  accesses.  These graphs can help  developers  get  a  picture  of  the  program's  data
locality and how the memory accesses are spread throughout the program's execution.
In figure 16 we can see the memory in bytes used and the number of accesses for
the various variables / structures of the program.
Figure. 16 Matrix multiplication variable metrics graph.
The most used variables, both in number of access and number of bytes stored / loaded,
are the counters for accessing the values in the matrices. Therefore, using registers for
these variables will have a positive impact on the program's performance, even more for
larger matrices.
Having  statistical  information  about  the  program  being  analyzed  provides
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opportunities for optimizations but is not indicative of the memory access patterns. The
memory activity graph, seen in figure 17 is used for that purpose. On the X-axis we have
the memory accesses  in  order  spanning to  the right  and on the Y-axis  we have the
variables / structures used in the program.
Figure. 17 Matrix multiplication memory activity graph.
The  more  memory  accesses  a  program has  the  denser  this  graph  will  be  along  the
horizontal axis. The number of data variables / structures controls the graph density on the
vertical axis. The small matrix size works in our favor in this example, but for other cases
with a lot more accesses and data elements the ability to zoom and pan in this graph is
extremely helpful.
Figure. 18 Matrix multiplication memory activity graph (zoomed in).
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Zooming in a part on the memory activity graph (fig. 18) provides us with more detail as to
the accesses sequence and the time and spatial locality of the variables / structures used.
Observing this graph, one can deduce, depending on his expertise, parts if not all of the
code's functionality. In this example it is obvious that elements from rows in array_a are
used for an operation with elements from columns in array_b and the result is stored in
array_c. Visualizing the access patterns in this way provides an intuitive and informative
method to identify patterns that may harm memory performance or unwanted accesses
leading to false results.
Below we can see additional  information regarding the tool's  execution (fig.  19)
generated  during  runtime.  This  information  is  useful  as  a  mean  to  examine  it's
performance for various source codes. 
Figure. 19 Matrix multiplication execution statistics.
Encapsulating another Valgrind tool, Cachegrind, in our tool we are able to profile
the program's cache behavior(fig.  20).  This tool provides us with information about the
number  of  instruction  and  data  references  in  our  program and  their  hits  and  misses
respectively. The references are also separated in first  (  L1) and last (LL) level of  the
cache  hierarchy.  This  information  can be useful  when trying to  achieve cache-friendly
behavior. Reducing the miss rate improves cache performance and subsequently memory
performance of the program alltogether.
Figure. 20 Matrix multiplication cache statistics.
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For comparison purposes, blocked execution of the same source code (matrix size
is 10 and block size is 5) would produce the memory activity graph shown in figure 21.
Figure. 21 Block Matrix multiplication memory activity graph.
This matrix size is too small for a noticeable difference in execution time. If we increase
the matrix size to 100 and block size to 10 and compare the resulting graphs we can see
how the blocked approach increases data locality. Comparing the average reuse distance
of the two versions of the code, for instance, we can see a noticeable reduction (fig. 22).
Figure. 22 Matrix multiplication average reuse distance comparison.
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4.2 Mandelbrot
Programs are often not as small as matrix multiplication. Next we analyze a larger
program that  draws the  Mandelbrot  set  in  a  .ppm image  file.  Starting  with  the  reuse
distance analysis, seen in figure 23, we can observe a small and stable average value.
This happens,  naturally, when the same set  of  variables are accessed with  the same
sequence throughout the program.
Figure. 23 Mandelbrot reuse distance analysis graph.
The variable use is shown in figure 24.
Figure. 24 Mandelbrot variable metrics graph.
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It is obvious from the previous figure that the majority of the accesses occurs in a handful
of variables used to calculate the set, an observation confirmed by the reuse distance
analysis. From these two graphs we can make an educated guess about the patterns that
will be visible in the memory activity graph(fig. 25). Seeing that only a few variables are
accessed mostly we expect the graph to show clearly sequential access in these variables.
Figure. 25 Mandelbrot memory activity graph.
Due to the large amount of accesses (~445,000), the accesses to all variables appear to
be straight lines. The proper amount of zooming in and panning can reveal the individual
accesses and help discern their order, visible in figure 26.
Figure. 26 Mandelbrot memory activity graph (zoomed in).
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We can use figure 27 and figure 28 to compare the execution of this program with the
previous one, mostly the scale in the number of accesses.
Figure. 27 Mandelbrot execution statistics.
Figure. 28 Mandelbrot cache statistics.
4.3 Bzip2
Accessing the  same data  repeatedly,  as  seen with  the  Mandelbrot  program,  or
accessing  array  data  sequentially,  like  in  matrix  multiplication,  produce  straightforward
access  patterns.  Other  programs,  however,  have  more  irregular  and  unpredictable
memory access patterns. One such example is the bzip2 program which is used for data
compression. Bzip2 uses the Burrows-Wheeler block sorting text compression algorithm
and Huffman coding, and compresses data in blocks, so block patterns of reading and
writing are expected on the graph. Due to the nature of this program we are going to
compare side by side the respective graphs for compression and decompression.
An educated guess about the program's reuse distance can be done based on that
when decompressing the memory accessed has good spatial  locality thus lowering the
average. Reuse distances, for decompressing data with the Huffman tree, should have
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higher variance due to the randomness of the set of symbols being decompressed. In
figure  29 and figure  30 we can see  the  graphs  of  the  reuse  distance analysis  when
compressing and  decompressing.  
Figure. 29 Bzip2 (compression) reuse distance analysis graph.
Figure. 30 Bzip2 (decompression) reuse distance analysis graph.
The results confirm our guesses. The Variable metrics graphs, even though they differ
because of the different functionalitiy the two executions implement, can be seen in figure
31 and figure 32 as a reference.
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Figure. 31 Bzip2 (compression) variable metrics graph.
Figure. 32 Bzip2 (decompression) variable metrics graph.
The memory activity graph is expected to be the most distinctly different since the patterns
with  which  we access data and the  different  stages of  execution (reading from input,
processing data, writing to output) are different. In figure 33 and figure 34 we can see the
graphs in question.
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Figure. 33 Bzip2 (compression) memory activity graph.
Figure. 34 Bzip2 (decompression) memory activity graph.
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In  the  above  graphs,  one  can  easily  visually  identify  the  different  stages
(input,processing,output)  of  execution  taking  place  during  runtime  of  the  respective
programs.
The memory access patterns of the program's execution is pictured in full detail on
the  memory  graph.  Observations  about  the  program's  usage  of  data  structures,  data
locality,most time consuming operations and general stages of the program's executions
can be easily made from this graph. In the hands of software developers and researchers
it is a valuable tool offering insight into the inner workings of the program and its memory
behavior.
37
5
Related Work
The interaction to the memory subsystem is one of the main targets of performance
optimization of programs. The past few years there has been a significant increase in the
creation of specialized tools capable of profiling memory in great detail, recording program
memory traces ,  supporting  singlethreaded and multithreaded applications,single,  multi
and manycore processors,  UMA and NUMA architectures. Despite the variety in focus
areas,capabilities, platform availability and licenses of the available tools, most of them are
based on one of three dynamic binary instrumentation (DBI) frameworks, Pin, Valgrind and
DynamoRIO. 
Pin is a DBI framework developed by Intel that enables the creation of dynamic
program analysis tools [34]. The tools created with Pin are called Pintools. Perhaps the
most notable pintool used in memory profiling, debugging and performance analysis is
Intel's  VTune.  VTune  is  a  commercial  application  for  software  performance  analysis
heavily  used  in  the  HPC  industry  because  of  its  support  for  multiple  programming
languages, operating systems, architectures and a plethora of features such as software
sampling, hardware event sampling, memory access analysis and storage analysis. QUAD
[36]  is  another  pintool  proposed  by  researchers  that  supports  multiple  platforms  and
operating systems. It has been designed as a system whose main goal is to identify data-
dependencies  at  function  level  and  identify  opportunities  for  optimizations.  One  other
notable  pintool  is  TABARNAC [37],  focused  on  NUMA architectures,  data  and  thread
mapping and the distribution of accesses by threads and structures.
Valgrind is an open-source DBI framework actively developed and maintained by
multiple developers worldwide and licensed under the GNU license. Notable tools, similar
to  Gleipnir,  created  around  this  framework  focusing  on  memory  access  profiling  are
Datagrind,  mmtrace  ,memhist  and  memview.  All  of  them are  made from independent
developers with the goal of capturing the memory trace of a program and providing some
basic  statistics  for  the  accesses.  A  notable  distinction  is  that  memview  offers  a
visualization of the trace file as a 2D grid map of the memory.
DynamoRIO is an open-source DBI framework created as a collaboration between
MIT and Hewlett-Packard. Commonly used tools built on DynamoRIO are Dr.Memory [38],
TaintTrace [39] and Adept [40]. Dr.Memory is a memory monitoring tool that supports a
multitude of platforms and operating systems. It is capable of capturing memory accesses
and  identifying  memory-related  programming  errors.  TaintTrace  examines  a  program's
dynamic behavior and keeps track of the propagation of untrusted (tainted) data during
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program execution. It is mostly used in the security field and tainted data may represent
sources such as user input, packets from the network, or data read from memory, specific
files or devices. Finally, Adept is a dynamic execution profiling tool able to handle multi-
threaded  code  by  maintaining  runtime  profile  information  for  different  threads
simultaneously. It can also profile events for dynamically generated code and self-modified
code.
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Conclusion
Today advances are made at an incredible rate in all fields of computing. Even so,
and  especially  in  high-performance  computing,  memory  performance  is  the  major
performance bottleneck. It is,thus, imperative for those active mostly in the HPC field and
secondarily in other performance-sensitive domains to analyze and consdier the memory
properties of the system and program they are working on. To that purpose, knowledge of
the  memory  properties,  like  hierarchy,  and  the  memory  behavior  of  the  program  in
question are necessary. While the memory properties of a system are constant and known
beforehand,  every  program's  memory  behavior  differs  and even more  it  changes with
modifications made to the code or even with different input data. A means to observe and
analyze that behavior is needed.
In this thesis we developed a tool for extracting memory accesses from trace files
created using Gleipnir, a tool for the DBI framework Valgrind. Furthermore, after analyzing
the extracted data we are able to identify the program's memory access patterns and
visualize them in meaningful ways using graphs and statistics. The main goal was, after
identifying them, to discern memory hotspots and their cause and provide assistance to
programmers and researchers with finding ways to optimize memory performance of the
program in question.
Use of the tool, as seen in chapter 4, provides intuitive and useful results about the
program's  access  patterns  and  memory  use.  Information  about  the  program's  locality,
easily noticeable on the memory activity graph combined with the order of accesses, are
also crucial in identifying hotspots and data dependencies both of which are detrimental to
the  performance  especially  in  multithreaded  programs.  A simple  method  to  discover
optimizations is using the tool to observe the performance impact and memory behavior of
grouping memory operations. Discovering sparsely accessed data and hotspots provides
necessary information in order to write cache-friendly code, maximizing data locality and
ultimately optimizing memory performance.
6.1  Future work
The code needs to be optimized for more efficient memory usage and execution
speed, mostly because of Gleipnir. According to its developers these are known issues
and work is being done to reduce its memory use and overhead. In a similar manner the
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other functionalities of our tool use a significant amount of memory, handling all the data
extracted from the trace file. Rewriting parts of the code in Python ,due to a wide variety of
libraries for handling data in more efficient structures will help reduce the tool's memory
footprint. Adding support for multithreading will provide a significant speedup in execution
due to the nature of the most time consuming tasks of the tool , which are parsing input
from independent buffers and calculations.  Furthermore,giving developers the ability  to
focus on a specific range of addresses or specific data structures beforehand will allow for
more precise and detailed observations. Other parts that could use an improvement as
well are the GUI, by adding more options and a command-line interface (CLI), and the
cache analytics, by adding more detailed cache statistics and cache behavior visualization.
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